## S7-200 Quick Reference Information

To help you find information more easily, this section summarizes the following information:

- Special Memory Bits
$\square$ Descriptions of Interrupt Events
- Summary of S7-200 CPU Memory Ranges and Features
$\square$ High-Speed Counters HSC0, HSC1, HSC2, HSC3, HSC4, HSC5
- S7-200 Instructions

Table G-1 Special Memory Bits

| Special Memory Bits |  |  |  |
| :--- | :--- | :--- | :--- |
| SM0.0 | Always On | SM1.0 | Result of operation $=0$ |
| SM0.1 | First Scan | SM1.1 | Overflow or illegal value |
| SM0.2 | Retentive data lost | SM1.2 | Negative result |
| SM0.3 | Power up | SM1.3 | Division by 0 |
| SM0.4 | 30 s off / 30 s on | SM1.4 | Table full |
| SM0.5 | 0.5 s off / 0.5 s on | SM1.5 | Table empty |
| SM0.6 | Off 1 scan / on 1 scan | SM1.6 | BCD to binary conversion error |
| SM0.7 | Switch in RUN position | SM1.7 | ASCII to hex conversion error |

Table G-2 Interrupt Events in Priority Order

| Event Number | Interrupt Description | Priority Group | Priority in Group |
| :---: | :---: | :---: | :---: |
| 8 | Port 0: Receive character |  | 0 |
| 9 | Port 0: Transmit complete |  | 0 |
| 23 | Port 0: Receive message complete | Communications | 0 |
| 24 | Port 1: Receive message complete | (highest) | 1 |
| 25 | Port 1: Receive character |  | 1 |
| 26 | Port 1: Transmit complete |  | 1 |
| 19 | PTO 0 complete interrupt | Discrete (middle) | 0 |
| 20 | PTO 1 complete interrupt |  | 1 |
| 0 | I0.0, Rising edge |  | 2 |
| 2 | I0.1, Rising edge |  | 3 |
| 4 | I0.2, Rising edge |  | 4 |
| 6 | I0.3, Rising edge |  | 5 |
| 1 | I0.0, Falling edge |  | 6 |
| 3 | I0.1, Falling edge |  | 7 |
| 5 | I0.2, Falling edge |  | 8 |
| 7 | I0.3, Falling edge |  | 9 |
| 12 | HSC0 CV=PV (current value = preset value) |  | 10 |
| 27 | HSCO direction changed |  | 11 |
| 28 | HSC0 external reset |  | 12 |
| 13 | HSC1 CV=PV (current value = preset value) |  | 13 |
| 14 | HSC1 direction input changed |  | 14 |
| 15 | HSC1 external reset |  | 15 |
| 16 | HSC2 CV=PV |  | 16 |
| 17 | HSC2 direction changed |  | 17 |
| 18 | HSC2 external reset |  | 18 |
| 32 | HSC3 CV=PV (current value = preset value) |  | 19 |
| 29 | HSC4 CV=PV (current value = preset value) |  | 20 |
| 30 | HSC4 direction changed |  | 21 |
| 31 | HSC4 external reset |  | 22 |
| 33 | HSC5 CV=PV (current value = preset value) |  | 23 |
| 10 | Timed interrupt 0 | Timed (lowest) | 0 |
| 11 | Timed interrupt 1 |  | 1 |
| 21 | Timer T32 CT=PT interrupt |  | 2 |
| 22 | Timer T96 CT=PT interrupt |  | 3 |

Table G-3 Memory Ranges and Features for the S7-200 CPUs

| Description | CPU 221 | CPU 222 | CPU 224 | CPU 224XP | CPU 226 |
| :---: | :---: | :---: | :---: | :---: | :---: |
| User program size with run mode edit without run mode edit | 4096 bytes 4096 bytes | 4096 bytes 4096 bytes | 8192 bytes 12288 bytes | 12288 bytes 16384 bytes | 16384 bytes 24576 bytes |
| User data size | 2048 bytes | 2048 bytes | 8192 bytes | 10240 bytes | 10240 bytes |
| Process-image input register | 10.0 to 115.7 | 10.0 to I15.7 | 10.0 to I15.7 | 10.0 to I15.7 | 10.0 to I15.7 |
| Process-image output register | Q0.0 to Q15.7 | Q0.0 to Q15.7 | Q0.0 to Q15.7 | Q0.0 to Q15.7 | Q0.0 to Q15.7 |
| Analog inputs (read only) | AIW0 to AIW30 | AIW0 to AIW30 | AIW0 to AIW62 | AIW0 to AIW62 | AIW0 to AIW62 |
| Analog outputs (write only) | AQW0 to AQW30 | AQW0 to AQW30 | AQW0 to AQW62 | AQW0 to AQW62 | AQW0 to AQW62 |
| Variable memory (V) | VB0 to VB2047 | VB0 to VB2047 | VB0 to VB8191 | VB0 to VB10239 | VB0 to VB10239 |
| Local memory (L) ${ }^{1}$ | LB0 to LB63 | LB0 to LB63 | LB0 to LB63 | LB0 to LB63 | LB0 to LB63 |
| Bit memory (M) | M0.0 to M31.7 | M0.0 to M31.7 | M0.0 to M31.7 | M0.0 to M31.7 | M0.0 to M31.7 |
| Special Memory (SM) Read only | SMO. 0 to SM179.7 <br> SM0.0 to SM29.7 | $\begin{aligned} & \text { SM0.0 to } \\ & \text { SM299.7 } \\ & \text { SM0.0 to SM29.7 } \end{aligned}$ | $\begin{aligned} & \text { SM0.0 to } \\ & \text { SM549.7 } \\ & \text { SM0.0 to SM29.7 } \end{aligned}$ | $\begin{aligned} & \text { SM0.0 to } \\ & \text { SM549.7 } \\ & \text { SM0.0 to SM29.7 } \end{aligned}$ | $\begin{aligned} & \text { SM0.0 to } \\ & \text { SM549.7 } \\ & \text { SM0.0 to SM29.7 } \end{aligned}$ |
| Timers <br> Retentive on-delay 1 ms <br> 10 ms <br>  100 ms <br> On/Off delay 1 ms <br> 10 ms <br>  100 ms | 256 (T0 to T255) <br> T0, T64 <br> T1 to T4, and T65 to T68 <br> T5 to T31, and T69 to T95 <br> T32, T96 <br> T33 to T36, and T97 to T100 <br> T37 to T63, and T101 to T255 | 256 (T0 to T255) <br> T0, T64 <br> T1 to T4, and T65 to T68 <br> T5 to T31, and T69 to T95 <br> T32, T96 <br> T33 to T36, and T97 to T100 <br> T37 to T63, and T101 to T255 | 256 (T0 to T255) <br> T0, T64 <br> T1 to T4, and T65 to T68 <br> T5 to T31, and T69 to T95 <br> T32, T96 <br> T33 to T36, and T97 to T100 <br> T37 to T63, and T101 to T255 | 256 (T0 to T255) <br> T0, T64 <br> T1 to T4, and T65 to T68 <br> T5 to T31, and T69 to T95 <br> T32, T96 <br> T33 to T36, and T97 to T100 <br> T37 to T63, and T101 to T255 | 256 (T0 to T255) <br> T0, T64 <br> T1 to T4, and T65 to T68 <br> T5 to T31, and T69 to T95 <br> T32, T96 <br> T33 to T36, and T97 to T100 <br> T37 to T63, and T101 to T255 |
| Counters | C0 to C255 | C0 to C255 | C0 to C255 | C0 to C255 | C0 to C255 |
| High-speed counters | HC0 to HC5 | HC0 to HC5 | HC0 to HC5 | HC0 to HC5 | HC0 to HC5 |
| Sequential control relays (S) | S0.0 to S31.7 | S0.0 to S31.7 | S0.0 to S31.7 | S0.0 to S31.7 | S0.0 to S31.7 |
| Accumulator registers | AC0 to AC3 | AC0 to AC3 | AC0 to AC3 | AC0 to AC3 | AC0 to AC3 |
| Jumps/Labels | 0 to 255 | 0 to 255 | 0 to 255 | 0 to 255 | 0 to 255 |
| Call/Subroutine | 0 to 63 | 0 to 63 | 0 to 63 | 0 to 63 | 0 to 127 |
| Interrupt routines | 0 to 127 | 0 to 127 | 0 to 127 | 0 to 127 | 0 to 127 |
| Positive/negative transitions | 256 | 256 | 256 | 256 | 256 |
| PID loops | 0 to 7 | 0 to 7 | 0 to 7 | 0 to 7 | 0 to 7 |
| Ports | Port 0 | Port 0 | Port 0 | Port 0, Port 1 | Port 0, Port 1 |

1 LB60 to LB63 are reserved by STEP 7-Micro/WIN, version 3.0 or later.

Table G-4 High-Speed Counters HSC0, HSC3, HSC4, and HSC5

| Mode | HSCO |  |  | HSC3 <br> Clk | HSC4 |  |  | HSC5 <br> Clk |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  | Clk | Direction | Reset |  | Clk | Direction | Reset |  |
| 0 | 10.0 |  |  | 10.1 | 10.3 |  |  | 10.4 |
| 1 | 10.0 |  | 10.2 |  | 10.3 |  | 10.5 |  |
| 2 |  |  |  |  |  |  |  |  |
| 3 | 10.0 | 10.1 |  |  | 10.3 | 10.4 |  |  |
| 4 | 10.0 | 10.1 | 10.2 |  | 10.3 | 10.4 | 10.5 |  |
| 5 |  |  |  |  |  |  |  |  |
|  | HSCO |  |  |  | HSC4 |  |  |  |
| Mode | Clk Up | Clk Down | Reset |  | Clk Up | Clk Down | Reset |  |
| 6 | 10.0 | 10.1 |  |  | 10.3 | 10.4 |  |  |
| 7 | 10.0 | 10.1 | 10.2 |  | 10.3 | 10.4 | 10.5 |  |
| 8 |  |  |  |  |  |  |  |  |
|  | HSCO |  |  |  | HSC4 |  |  |  |
| Mode | Phase A | Phase B | Reset |  | Phase A | Phase B | Reset |  |
| 9 | 10.0 | 10.1 |  |  | 10.3 | 10.4 |  |  |
| 10 | 10.0 | 10.1 | 10.2 |  | 10.3 | 10.4 | 10.5 |  |
| 11 |  |  |  |  |  |  |  |  |
|  | HSCO |  |  | HSC3 |  |  |  |  |
| Mode | Clk |  |  | Clk |  |  |  |  |
| 12 | Q0.0 |  |  | Q0.1 |  |  |  |  |

Table G-5 High-Speed Counters HSC1 and HSC2

| Mode | HSC1 |  |  |  | HSC2 |  |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  | Clk | Clk Down | Reset | Start | Clk | Direction | Reset | Start |
| 0 | 10.6 |  |  |  | 11.2 |  |  |  |
| 1 | 10.6 |  | 11.0 |  | 11.2 |  | 11.4 |  |
| 2 | 10.6 |  | 11.0 | 11.1 | 11.2 |  | 11.4 | 11.5 |
| 3 | 10.6 | 10.7 |  |  | 11.2 | 11.3 |  |  |
| 4 | 10.6 | 10.7 | 11.0 |  | 11.2 | 11.3 | 11.4 |  |
| 5 | 10.6 | 10.7 | 11.0 | 11.1 | 11.2 | 11.3 | 11.4 | 11.5 |
| Mode | HSC1 |  |  |  | HSC2 |  |  |  |
|  | Clk Up | Clk Down | Reset | Start | Clk Up | Clk Down | Reset | Start |
| 6 | 10.6 | 10.7 | 11.0 |  | 11.2 | 11.3 |  |  |
| 7 | 10.6 | 10.7 | 11.0 |  | 11.2 | 11.3 | 11.4 |  |
| 8 | 10.6 | 10.7 | 11.0 | 11.1 | 11.2 | 11.3 | 11.4 | 11.5 |
| Mode | Phase A | Phase B | Reset | Start | Phase A | Phase B | Reset | Start |
| 9 | 10.6 | 10.7 |  |  | 11.2 | 11.3 |  |  |
| 10 | 10.6 | 10.7 | 11.0 |  | 11.2 | 11.3 | 11.4 |  |
| 11 | 10.6 | 10.7 | 11.0 | 11.1 | 11.2 | 11.3 | 11.4 | 11.5 |



| Move, Shift, and Rotate Instructions |  |  |
| :---: | :---: | :---: |
| MOVB MOVW MOVD MOVR | IN, OUT <br> IN, OUT <br> IN, OUT <br> IN, OUT | Move Byte, Word, DWord, Real |
| BIR BIW | IN, OUT IN, OUT | Move Byte Immediate Read Move Byte Immediate Write |
| BMB BMW BMD | IN, OUT, N IN, OUT, N IN, OUT, N | Block Move Byte, Word, DWord |
| SWAP | IN | Swap Bytes |
| SHRB | DATA, S_BIT, N | Shift Register Bit |
| SRB SRW SRD | OUT, N OUT, N OUT, N | Shift Right Byte, Word, DWord |
| $\begin{aligned} & \text { SLB } \\ & \text { SLW } \\ & \text { SLD } \end{aligned}$ | OUT, N OUT, N OUT, N | Shift Left Byte, Word, DWord |
| RRB RRW RRD |  | Rotate Right Byte, Word, DWord |
| RLB RLW RLD |  | Rotate Left Byte, Word, DWord |
| Logical Instructions |  |  |
| ANDB ANDW ANDD | IN1, OUT IN1, OUT IN1, OUT | Logical AND of Byte, Word, and DWord |
| ORB ORW ORD | IN1, OUT IN1, OUT IN1, OUT | Logical OR of Byte, Word, and DWord |
| XORB XORW XORD | IN1, OUT IN1, OUT IN1, OUT | Logical XOR of Byte, Word, and DWord |
| INVB INVW INVD | $\begin{aligned} & \text { OUT } \\ & \text { OUT } \\ & \text { OUT } \end{aligned}$ | Invert Byte, Word and DWord (1's complement) |
| String Instructions |  |  |
| SLEN SCAT SCPY SSCPY CFND SFND | IN, OUT <br> IN, OUT <br> IN, OUT <br> IN, INDX, N, OUT <br> IN1, IN2, OUT <br> IN1, IN2, OUT | String Length <br> Concatenate String <br> Copy String <br> Copy Substring from String <br> Find First Character within String <br> Find String within String |

Table, Find, and Conversion Instructions

| ATT | DATA, TBL | Add data to table |
| :---: | :---: | :---: |
| LIFO <br> FIFO | TBL, DATA TBL, DATA | Get data from table |
| FND= <br> FND<> <br> FND< <br> FND> | TBL, PTN, INDX TBL, PTN, INDX TBL, PTN, INDX TBL, PTN, INDX | Find data value in table that matches comparison |
| FILL | IN, OUT, N | Fill memory space with pattern |
| $\begin{aligned} & \text { BCDI } \\ & \text { IBCD } \end{aligned}$ | $\begin{aligned} & \text { OUT } \\ & \text { OUT } \end{aligned}$ | Convert BCD to Integer Convert Integer to BCD |
| BTI <br> ITB <br> ITD <br> DTI | IN, OUT <br> IN, OUT <br> IN, OUT <br> IN, OUT | Convert Byte to Integer <br> Convert Integer to Byte <br> Convert Integer to Double Integer <br> Convert Double Integer to Integer |
| DTR TRUNC ROUND | IN, OUT <br> IN, OUT <br> IN, OUT | Convert DWord to Real Convert Real to Double Integer Convert Real to Double Integer |
| ATH <br> HTA <br> ITA <br> DTA <br> RTA | IN, OUT, LEN <br> IN, OUT, LEN <br> IN, OUT, FMT <br> IN, OUT, FM <br> IN, OUT, FM | Convert ASCII to Hex <br> Convert Hex to ASCII <br> Convert Integer to ASCII <br> Convert Double Integer to ASCII <br> Convert Real to ASCII |
| $\begin{aligned} & \text { DECO } \\ & \text { ENCO } \end{aligned}$ | IN, OUT IN, OUT | Decode Encode |
| SEG | IN, OUT | Generate 7-segment pattern |
| ITS DTS RTS | IN, FMT, OUT IN, FMT, OUT IN, FMT, OUT | Convert Integer to String Convert Double Integer to String Convert Real to String |
| $\begin{array}{\|l\|} \hline \text { STI } \\ \text { STD } \\ \text { STR } \end{array}$ | STR, INDX, OUT STR, INDX, OUT STR, INDX, OUT | Convert Substring to Integer Convert Substring to Double Integer Convert Substring to Real |
| Interrupt Instructions |  |  |
| CRETI |  | Conditional Return from Interrupt |
| $\begin{aligned} & \text { ENI } \\ & \text { DISI } \end{aligned}$ |  | Enable Interrupts Disable Interrupts |
| ATCH DTCH | INT, EVNT EVNT | Attach Interrupt routine to event Detach event |

## Communications Instructions

| XMT | TBL, PORT | Freeport transmission |
| :--- | :--- | :--- |
| RCV | TBL, PORT | Freeport receive message |
| NETR | TBL, PORT | Network Read |
| NETW | TBL, PORT | Network Write |
| GPA | ADDR, PORT | Get Port Address |
| SPA | ADDR, PORT | Set Port Address |
| High-Speed Instructions |  |  |
| HDEF | HSC, MODE | Define High-Speed Counter mode |
| HSC | N | Activate High-Speed Counter |
| PLS | Q | Pulse Output |

